Abstract-A 3-5 GHz broadband CMOS single-ended LNA with a new theoretical approach based on least-square algorithm is presented in this paper. The design consists of a wideband input impedance matching network, a cascoded amplifier with inductively-degenerated LNA, and an output impedance matching network. It is simulated in TSMC 0.18 µm standard RF CMOS process. The optimum matching network is designed to minimize the noise figure (NF) and maximize the power gain. The elements values of optimum matching network have been obtained using the least-square algorithm. The proposed LNA exhibits a gain in range of 19.9-18.9 dB, over the UWB low-band (3 to 5 GHz). Moreover, the noise figure is obtained in range of 0.6-0.8 dB. Besides, the input P1-dB and IIP3 are −10.5 dBm and 18 dBm, respectively. The proposed method has minimum 4 dB power gain improvement in relative to similar works with constant noise figure. Also, the DC supply is considered to be 1.8 V.
INTRODUCTION
Recently, numerous methods have been proposed for ultra-wideband (UWB) communication systems of IEEE 802.15.3a.
Since the Federal Communications Commission (FCC) established an unlicensed communication band (3.1-10.6 GHz) and restricted transmitted power levels, in the spring of 2002, UWB systems have become an increasingly popular technology, which is capable of transmitting data over a wide spectrum of frequency. The FCC defined an UWB signal to have a spectral occupancy over 500 MHz or a fractional bandwidth of more than 20%. There are basically two different system level communication strategies employed to efficiently utilize the entire UWB spectrum, namely, Impulse-type UWB (IR-UWB) and carrierbased orthogonal frequency division multiplexing (OFDM). There exist several architectures to improve the frequency bandwidth of low-noise amplifiers (LNAs), including distributed [1] and shunt feedback [2] topologies. In this paper, two embedded band pass filter are used as the input and output impedance matching networks, optimized with leastsqure method, for the cascode LNA with inductive source degeneration topology, yet it is capable of achieving input impedance matching and a low noise figure (NF). The proposed LNA, designed for multiband OFDM UWB systems, employs a 0.18 µm TSMC CMOS process with an f t greater than 90 GHz. The remaining of this paper is organized as follows. In Section 2, circuit design is introduced; in Subsection 2.1, wideband matching network is proposed and in Subsection 2.2, the proposed LNA circuit is considered. Simulation results are presented in Section 3. Finally, in Section 4, conclusions of this paper are presented.
output matching cell input matching cell Figure 1 . Schematic of the proposed low-noise amplifier for UWB system.
CIRCUIT DESIGN

Wideband Matching Network
The proposed method is explained and discussed by taking the circuits of a five-order band pass filter for input and output matching cell. Fig. 1 shows the circuit description of the LNA designed with the proposed methodology in this paper. The inductive source degeneration of M 1 by L S is used to adjust the real part of the input impedance Z IN at M 1 input. Z IN can be approximated by [3, 4] .
where R opt and X opt are the optimum source resistance and the optimum source reactance, respectively, which are given by
where K is a technology-dependant parameter, and its value approaches 0.8 for 0.18 µm technology, also m is another technologydependant parameter. K and m are comparable values, and if ωL s K/ωC gs , we may write X opt (ω) ≈ K/ωC gs . So, X opt = nR opt where n = K/m, and it is a constant value. Moreover, C gs is gate-source capacitance. The designing procedure is based directly on the scattering parameters data without any approximation by the unilateral model. In this paper, [S ij ] denotes normalized scattering matrix to 50 Ω; the impedance at port 2 of the input matching network is denoted by Z i and given by
where, a i 's are defined as:
and
and b i s are defined as
In the first step of this procedure the reflection coefficient (Γ i ) of the input matching network is reduced and normalized to optimum source impedance (i.e., Z opt ), corresponding to minimum noise figure (NF min ), and Γ i is given by
The desired Z IN is obtained to minimize the error function of E (ω), which is defined as:
where k is the observation points, and ω i is the frequency corresponds to observation points.
Z IN is specified with unknown coefficients; E (ω) can be minimized using the non-linear least-squares method [5] .
The transducer power gain of the network is given by
where Γ o is the reflection coefficient of output matching network at port 1; it is normalized to output impedance of active device Z o , when its input is terminated in input matching cell and 50 Ω. Γ o is given by
It can be seen in Fig. 1 that Z out is the impedance of the output matching network at port 1. The second step is similar to the first one; it finds Z out to reduce the reflection coefficient of output matching network.
The Proposed LNA Circuit
The cascode architecture generally improves the frequency response of the amplifier, reverses isolation, and reduces the Miller effect.
Moreover, a single-ended amplifier is preferred over its differential counterpart to eliminate the need for a balun. Fig. 1 shows the complete schematic of designed LNA. The width 0.18 µm of transistor M 1 is chosen to satisfy the power budget requirement and to achieve the minimum R n and NF min (first step of design technique). With this choice of parameters, the cascode core draws a small current of 12 mA from a 1.8 V power supply. M 1 , M 3 and R 1 form a current mirror to provide the bias for the input transistor. The width of M 3 is chosen to be very small to minimize the power headroom of the bias circuitry (W M 3 = 0.2 µm). The resistor R 2 is chosen very large to reduce its noise contribution to the input of LNA [12] . Also, a matching network is designed in previous section to obtain the desired bandwidth. The values of passive elements in the input matching network are L 1 = 8 nH, C 1 = 664 pF, L 2 = 1.1 nH, L 3 = 2.5 nH, and C 2 = 33.8 pF. The output load of LNA is a shunt-peaking structure and is formed by an inductor (L d = 1.5 nH) in series with a resistor (R d = 1.2 Ω) . The values of passive elements in the output matching network are L 1 = 5 nH, C 1 = 3.1 pF, L 2 = 1.4 nH, C 2 = 0.36 pF, C 3 = 1.33 pF, and C 4 = 1.14 pF. The inductive nature of this load compensates the gain roll-off of LNA at high frequencies. Shunt peaking load is used at the drain of the cascade transistor to enhance the bandwidth of the LNA. The value of R d (1.2 Ω) is chosen as a compromise between the gain at low frequencies and the linearity. The inductance L d (1.5 nH) also compensates the current gain roll-off at high frequencies. For the designed LNA, the width of M 2 is chosen grater than the width of M 1 to improve the gain and stability. The circuit is simulated by using Agilent's Advanced Design System (ADS). The power consumption is 23 mW. 
SIMULATION RESULT
The UWB LNA circuit is simulated in Agilent ADS simulator using TSMC 0.18 µm mixed signal 1P6M CMOS process with RF model with a 1.8-V supply voltage, and the results are show in Fig. 2 to Fig. 4. Fig. 2 shows the forward gain (S 21 ) and the input and output reflection coefficients S 11 and S 22 in the bandwidth between 3 GHz to 5 GHz. Using the matching network we achieve a good gain flatness of +/ − 1 dB with the maximum gain of 19.9 dB at the frequency of 3 GHz and the minimum gain of 18.9 dB at frequency of 5 GHz. Besides, the S 11 is approximately less than −7 dB and becomes worse while the operating frequency is less 3.5 GHz. In Fig. 3 , it can be seen that the high reverse isolation (S 12 ) is below −37 dB. The noise figure is approximately below 0.87 dB as shown in Fig. 4 . The minimum one is 0.65 dB at 3.1 GHz. The 1-dB compression point (P1dBin) is approximately −10 dBm at the center frequency of 4 GHz as shown in Fig. 5 . The third order inter-modulation distortion is shown in Fig. 6 . The third order input intercept point (IIP3) of the LNA is +18 dBm at 4 GHz. In order to achieve a very broad bandwidth with a low noise figure, we use the relatively large bias voltage V gs at the cost of power consumpation.
CONCLUSIONS
This paper presents a 3-5 GHz broadband CMOS LNA applied for ultra-wide-band communication applications with the 0.18 µm TSMC CMOS technology. In the UWB low band (3.1-4.8 GHz) under 1.8 V supply voltage, the broadband LNA exhibits a gain of 19-20 dB, noise figure of 0.6 dB/0.8 dB, input return loss better than 6 dB/7 dB, isolation better than 35/39 dB, IIP3 of 18 dBm and input P1dB of −10 dBm. In the 3-5 GHz range (covering 802.15a and MBOA group A) under 1.8 V compared with previously reported UWB CMOS LNAs, our LNA with a optimum match filter has an about 4-5 dB more gain and a better noise figure performance at 3-5 GHz range. This type of LNA in this paper shows a potential for high gain and low noise design applications.
